



CE65H180TOEI

CoreGaN 650V GaN HEMT

Description

The CE65H180TOEI Series 650V, 180mΩ gallium nitride (GaN) FETs are normally-off devices.

Coreenergy GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and lower dynamic on-resistance, delivering significant advantages over traditional silicon (Si) devices.

Coreenergy is a leading-edge wide band gap supplier with world-class innovation .

Application

- Adapter
- Renewable energy
- Telecom and data-com
- Servo motors
- Industrial
- Automotive

General Features




Easy to drive—compatible with standard gate drivers
Low conduction and switching losses
RoHS compliant and Halogen-free

Benefits

Increased efficiency through fast switching
Increased power density
Reduced system size and weight

Ordering Information

Part Number	Package	Package Configuration
CE65H180TOEI	TO252	Source



Circuit Symbol

Features

BV_{DSS}	$R_{DS(ON)}$	I_{DS}	Q_G
650V	180mΩ	14A	7.4nC



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise stated

Symbol	Parameter		Limit value	Unit
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)		650	V
$V_{(TR)DSS}$	Drain to source voltage-transient ^a		800	
V_{GSS}	Gate to source voltage		-20~+20	
I_D	Continuous drain current @ $T_c = 25^\circ\text{C}$ ^b		14	A
	Continuous drain current @ $T_c = 125^\circ\text{C}$ ^b		6.1	
I_{DM}	Pulse drain current (pulse width: 10 μs)		27	A
P_D	Maximum power dissipation @ $T_c = 25^\circ\text{C}$		89	W
T_c	Operating temperature	Case	-55~150	$^\circ\text{C}$
T_J		Junction	-55~150	$^\circ\text{C}$
T_s	Storage temperature		-55~150	$^\circ\text{C}$

a. In off-state, spike duty cycle $D < 0.01$, spike duration $< 1\mu\text{s}$

b. For increased stability at high current operation



CE65H180TOEI

Thermal Resistance

Symbol	Parameter	Limit value	Unit
$R_{\theta JC}$	Junction-to-case	1.4	°C /W



Electrical Parameters

$T_j = 25^\circ\text{C}$ unless otherwise stated

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
$V_{(BL)DSS}$	Drain-source voltage	650	-	-	V	$V_{GS} = 0V$
$V_{GS(th)}$	Gate threshold voltage	3.3	3.9	4.5	V	$V_{DS} = 1V, I_{DS} = 1mA$
$\Delta V_{GS(th)}/T_j$	Gate threshold voltage temperature coefficient	-	-7	-	mV/ $^\circ\text{C}$	
$R_{DS(on)}$	Drain-source on-Resistance	-	180	220	m Ω	$V_{GS} = 10V, I_D = 4A, T_j = 25^\circ\text{C}$
		-	380	-		$V_{GS} = 10V, I_D = 4A, T_j = 150^\circ\text{C}$
I_{DSS}	Drain-to-source leakage current	-	1	10	μA	$V_{DS} = 650V, V_{GS} = 0V, T_j = 25^\circ\text{C}$
		-	5	100		$V_{DS} = 650V, V_{GS} = 0V, T_j = 150^\circ\text{C}$
I_{GSS}	Gate-to-source forward leakage current	-	-	± 100	nA	$V_{GS} = \pm 20V$
C_{ISS}	Input capacitance	-	331	-	pF	$V_{GS} = 0V, V_{DS} = 400V, f = 1MHz$
C_{OSS}	Output capacitance	-	25	-		
C_{RSS}	Reverse capacitance	-	1	-		
Q_G	Total gate charge	-	7.4	-	nC	$V_{DS} = 400V, V_{GS} = 0V \text{ to } 10V, I_D = 1A$
Q_{GS}	Gate-source charge	-	2.6	-		
Q_{GD}	Gate-drain charge	-	1.8	-		
Q_{OSS}	Output charge	-	34	-	nC	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V, f = 1MHz$
$t_{D(on)}$	Turn-on delay	-	5.2	-	ns	$V_{DS} = 400V, V_{GS} = 0V \text{ to } 10V, I_D = 2.1A, R_{G-on(ext)} = 6.8\Omega, R_{G-off(ext)} = 2.2\Omega, L = 250\mu H$
t_R	Rise time	-	3.5	-		
$t_{D(off)}$	Turn-off delay	-	16.6	-		
t_F	Fall time	-	20.2	-		



Electrical Parameters

T_j=25°C unless otherwise stated

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Reverse Device Characteristics						
V _{SD}	Source-Drain reverse voltage	-	2.5	-	V	V _{GS} =0V, I _S =10A
t _{RR}	Reverse recovery time	-	14	-	ns	I _s =10A, V _{DD} =400V, di/dt=165A/μs
Q _{RR}	Reverse recovery charge	-	6.5	-	nC	



Typical Characteristics

$T_j = 25^\circ\text{C}$ unless otherwise stated




Figure 1. Typical Output Characteristics $T_j = 25^\circ\text{C}$




Figure 2. Typical Output Characteristics $T_j = 125^\circ\text{C}$




Figure 3. Channel Reverse Characteristics $T_j = 25^\circ\text{C}$




Figure 4. Channel Reverse Characteristics $T_j = 125^\circ\text{C}$



Typical Characteristics

$T_j = 25^\circ\text{C}$ unless otherwise stated




Figure 5. Typical Transfer Characteristics ($V_{DS}=10V$)




Figure 6. Normalized On-resistance




Figure 7. Typical Capacitance ($f=1\text{MHz}$)




Figure 8. Typical C_{OSS} Stored Energy



Typical Characteristics

$T_j = 25^\circ\text{C}$ unless otherwise stated




Figure 9. Typical Q_{oss}




Figure 10. Typical Gate Charge ($V_{DS}=400\text{V}$, $I_D=1\text{A}$)




Figure 11. Power Dissipation




Figure 12. Transient Thermal Resistance



Typical Characteristics

$T_j = 25^\circ\text{C}$ unless otherwise stated




Figure 13. Safe Operating Area $T_c = 25^\circ\text{C}$




Figure 14. Switching times with inductive load

$V_{DS} = 400\text{V}$, $V_{GS} = 0\text{V to } 10\text{V}$, $I_D = 2.1\text{A}$,
 $R_{G-on(ext)} = 6.8\Omega$, $R_{G-off(ext)} = 2.2\Omega$, $L = 250\mu\text{H}$





Figure 15. Switching times with waveform



CE65H180TOEI

PACKAGE DIMENSIONS

TO252-2L



Symbol	Min	Typ	Max
A	2.20	2.30	2.40
A1	0.91	1.01	1.11
A2			0.25
B	6.50	6.60	6.70
C	0.40	0.50	0.60
C1	0.40	0.50	0.60
D	5.15	5.30	5.45
D1	5.10	5.25	5.40
E	2.20	2.29	2.40
E1	4.95	5.15	5.35
F	0.66	0.76	0.86
F1	0.70	0.82	0.95
L	9.70	9.90	10.10
L1	2.67	2.87	3.07
L2	6.00	6.10	6.20
N	0.60	0.80	1.00



CE65H180TOEI

Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2024-06-01	Initial release
2.0	2025-01-02	Optimize application platform testing
3.0	2025-03-20	Expand packaging factory, update packaging size